svinst - tool takes a SystemVerilog file as input and produces | 𝐅𝐏𝐆𝔸𝐒𝐈𝐂
svinst - tool takes a SystemVerilog file as input and produces as output the module(s) declared in that file, along with the module(s) instantiated in each one of those module declarations (written in Rust).